View LNK362G_8403057.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

lnk362-364 linkswitch-xt family energy ef cient, low power off-line switcher ic figure 1. typical application with linkswitch-xt. product highlights optimized for lowest system cost ? proprietary ic trimming and transformer construction techniques enable clampless ? designs with lnk362 for lower system cost, component count and higher ef ciency ? fully integrated auto-restart for short circuit and open loop protection ? self-biased supply ? saves transformer auxiliary winding and associated bias supply components ? frequency jittering greatly reduces emi ? meets hv creepage requirements between drain and all other pins both on the pcb and at the package ? lowest component count switcher solution features superior to linear/rcc ? accurate hysteretic thermal shutdown protection ? automatic recovery improves eld reliability ? universal input range allows worldwide operation ? simple on/off control, no loop compensation needed ? eliminates bias winding ? simpler, lower cost transformer ? very low component count ? higher reliability and single side printed circuit board ? auto-restart reduces delivered power by 95% during short circuit and open loop fault conditions ? high bandwidth provides fast turn on with no overshoot and excellent transient load response ecosmart ? ? extremely energy ef cient ? easily meets all global energy ef ciency regulations with no added components ? no-load consumption < 300 mw without bias winding at 265 vac input ( < 50 mw with bias winding) ? on/off control provides constant ef ciency to very light loads ? ideal for mandatory cec regulations applications ? chargers/adapters for cell/cordless phones, pdas, digital cameras, mp3/portable audio players, and shavers ? supplies for appliances, industrial systems, and metering description linkswitch-xt incorporates a 700 v power mosfet, oscillator, simple on/off control scheme, a high voltage switched current source, frequency jittering, cycle-by-cycle current limit and ? table 1. notes: 1. minimum continuous power in a typical non- ventilated enclosed adapter measured at 50 c ambient. 2. minimum practical continuous power in an open frame design with adequate heat sinking, measured at 50 c ambient. 3. packages: p: dip-8b, g: smd-8b. please see part ordering information. 4. see key application considerations section for complete description of assumptions. thermal shutdown circuitry onto a monolithic ic. the start-up and operating power are derived directly from the drain pin, eliminating the need for a bias winding and associated circuitry. december 2005 output power table (4) product (3) 230 vac 15% 85-265 vac adapter (1) open frame (2) adapter (1) open frame (2) lnk362p or g 2.8 w 2.8 w 2.6 w 2.6 w lnk363p or g 5 w 7.5 w 3.7 w 4.7 w lnk364p or g 5.5 w 9 w 4 w 6 w dc output wide range hv dc input lnk362 pi-4086-081005 + + linkswitch-xt d s bp fb dc output wide range hv dc input lnk363-364 pi-4061-081005 + + linkswitch-xt d s bp fb a) clampless ? yback converter with lnk362 b) flyback converter with lnk363/4
lnk362-364 c 12/05 2 pi-4232-110205 clock jitter oscillator 5.8 v 4.8 v source (s) s r q dc max bypass (bp) fault present + - v i limit leading edge blanking thermal shutdown + - drain (d) regulator 5.8 v bypass pin under-voltage current limit comparator feedback (fb) q 6.3 v reset auto- restart counter v fb -v th clock figure 3. pin con guration. pin functional description drain (d) pin: power mosfet drain connection. provides internal operating current for both start-up and steady-state operation. bypass (bp) pin: connection point for a 0.1 f external bypass capacitor for the internally generated 5.8 v supply. if an external bias winding is used, the current into the bp pin must not exceed 1 ma. feedback (fb) pin: during normal operation, switching of the power mosfet is controlled by this pin. mosfet switching is disabled when a current greater than 49 a is delivered into this pin. source (s) pin: this pin is the power mosfet source connection. it is also the ground reference for the bypass and feedback pins. pi-3491-111903 fb d s bp s s s p package (dip-8b) g package (smd-8b) 8 5 7 1 4 2 3 figure 2. functional block diagram.
lnk362-364 c 12/05 3 pi-4047-110205 05 10 time ( s) 0 100 200 400 500 600 300 v drain 136.5 khz 127.5 khz linkswitch-xt functional description linkswitch-xt combines a high voltage power mosfet switch with a power supply controller in one device. unlike conventional pwm (pulse width modulator) controllers, a simple on/off control regulates the output voltage. the controller consists of an oscillator, feedback (sense and logic) circuit, 5.8 v regulator, bypass pin under-voltage circuit, over-temperature protection, frequency jittering, current limit circuit, and leading edge blanking integrated with a 700 v power mosfet. the linkswitch-xt incorporates additional circuitry for auto-restart. oscillator the typical oscillator frequency is internally set to an average of 132 khz. two signals are generated from the oscillator: the maximum duty cycle signal (dc max ) and the clock signal that indicates the beginning of each cycle. the oscillator incorporates circuitry that introduces a small amount of frequency jitter, typically 9 khz peak-to-peak, to minimize emi emission. the modulation rate of the frequency jitter is set to 1.5 khz to optimize emi reduction for both average and quasi-peak emissions. the frequency jitter should be measured with the oscilloscope triggered at the falling edge of the drain waveform. the waveform in figure 4 illustrates the frequency jitter. feedback input circuit the feedback input circuit at the fb pin consists of a low impedance source follower output set at 1.65 v for lnk362 and 1.63 v for lnk363/364. when the current delivered into this pin exceeds 49 a, a low logic level (disable) is generated at the output of the feedback circuit. this output is sampled at the beginning of each cycle on the rising edge of the clock signal. if high, the power mosfet is turned on for that cycle (enabled), otherwise the power mosfet remains off (disabled). since the sampling is done only at the beginning of each cycle, subsequent changes in the fb pin voltage or current during the remainder of the cycle are ignored. 5.8 v regulator and 6.3 v shunt voltage clamp the 5.8 v regulator charges the bypass capacitor connected to the bypass pin to 5.8 v by drawing a current from the voltage on the drain, whenever the mosfet is off. the bypass pin is the internal supply voltage node. when the mosfet is on, the linkswitch-xt runs off of the energy stored in the bypass capacitor. extremely low power consumption of the internal circuitry allows the device to operate continuously from the current drawn from the drain pin. a bypass capacitor value of 0.1 f is suf cient for both high frequency decoupling and energy storage. in addition, there is a 6.3 v shunt regulator clamping the bypass pin at 6.3 v when current is provided to the bypass pin through an external resistor. this facilitates powering of the device externally through a bias winding to decrease the no-load consumption to less than 50 mw. bypass pin under-voltage the bypass pin under-voltage circuitry disables the power mosfet when the bypass pin voltage drops below 4.8 v. once the bypass pin voltage drops below 4.8 v, it must rise back to 5.8 v to enable (turn-on) the power mosfet. over-temperature protection the thermal shutdown circuitry senses the die temperature. the threshold is set at 142 c typical with a 75 c hysteresis. when the die temperature rises above this threshold (142 c) the power mosfet is disabled and remains disabled until the die temperature falls by 75 c, at which point it is re-enabled. current limit the current limit circuit senses the current in the power mosfet. when this current exceeds the internal threshold (i limit ), the power mosfet is turned off for the remainder of that cycle. the leading edge blanking circuit inhibits the current limit comparator for a short time (t leb ) after the power mosfet is turned on. this leading edge blanking time has been set so that current spikes caused by capacitance and recti er reverse recovery time will not cause premature termination of the switching pulse. auto-restart in the event of a fault condition such as output overload, output short circuit, or an open loop condition, linkswitch-xt enters into auto-restart operation. an internal counter clocked by the oscillator gets reset every time the fb pin is pulled high. if the fb pin is not pulled high for approximately 40 ms, the power mosfet switching is disabled for 800 ms. the auto-restart alternately enables and disables the switching of the power mosfet until the fault condition is removed. figure 4. frequency jitter.
lnk362-364 c 12/05 4 applications example a 2 w cv adapter the schematic shown in figure 5 is a typical implementation of a universal input, 6.2 v 7%, 322 ma adapter using lnk362. this circuit makes use of the clampless technique to eliminate the primary clamp components and reduce the cost and complexity of the circuit. the ecosmart features built into the linkswitch-xt family allow this design to easily meet all current and proposed energy ef ciency standards, including the mandatory california energy commission (cec) requirement for average operating ef ciency. the ac input is recti ed by d1 to d4 and ltered by the bulk storage capacitors c1 and c2. resistor rf1 is a ameproof, fusible, wire wound type and functions as a fuse, inrush current limiter and, together with the lter formed by c1, c2, l1 and l2, differential mode noise attenuator. resistor r1 damps ringing caused by l1 and l2. this simple input stage, together with the frequency jittering of linkswitch-xt , a low value y1 capacitor and pi ? s e-shield ? windings within t1, allow the design to meet both conducted and radiated emi limits with > 10 db v margin. the low value of cy1 is important to meet the requirement for a very low touch current (the line frequency current that ows through cy1) often speci ed for adapters, in this case < 10 a. the recti ed and ltered input voltage is applied to the primary winding of t1. the other side of the primary is driven by the integrated mosfet in u1. no primary clamp is required as the low value and tight tolerance of the lnk362 internal current limit allows the transformer primary winding capacitance to provide adequate clamping of the leakage inductance drain voltage spike. the secondary of the yback transformer t1 is recti ed by d5, a low cost, fast recovery diode, and ltered by c4, a low esr capacitor. the combined voltage drop across vr1, r2 and the led of u2 determines the output voltage. when the output voltage exceeds this level, current will ow through the led of u2. as the led current increases, the current fed into the feedback pin of u1 increases until the turnoff threshold current (~49 a) is reached, disabling further switching cycles of u1. at full load, almost all switching cycles will be enabled, and at very light loads, almost all the switching cycles will be disabled, giving a low effective frequency and providing high light load ef ciency and low no-load consumption. resistor r3 provides 1 ma through vr1 to bias the zener closer to its test current. resistor r2 allows the output voltage to be adjusted to compensate for designs where the value of the zener may not be ideal, as they are only available in discrete voltage ratings. for higher output accuracy, the zener may be replaced with a reference ic such as the tl431. figure 5. 2 w universal input cv adapter using lnk362. d s fb bp d1 1n4005 d2 1n4005 d5 1n4934 pi-4162-110205 d3 1n4005 d4 1n4005 rf1 8.2 ? 2.5 w r1 3.9 k 1/8 w r3 1 k 1/8 w r2 390 ? 1/8 w 6.2 v, 322 ma 85-265 vrms j3 j4 j2 j1 l1 1 mh l2 1 mh c1 3.3 f 400 v c2 3.3 f 400 v cy1 100 pf 250 vac c4 330 f 16 v vr1 bzx79- b5v1 5.1 v, 2% t1 ee16 4 5 3 9 8 nc nc c3 100 nf 50 v u2 pc817a u1 lnk362p linkswitch-xt
lnk362-364 c 12/05 5 the linkswitch-xt is completely self-powered from the drain pin, requiring only a small ceramic capacitor c3 connected to the bypass pin. no auxiliary winding on the transformer is required. key application considerations linkswitch-xt design considerations output power table the data sheet maximum output power table (table 1) represents the maximum practical continuous output power level that can be obtained under the following assumed conditions: 1. the minimum dc input voltage is 90 v or higher for 85 vac input, or 240 v or higher for 230 vac input or 115 vac with a voltage doubler. the value of the input capacitance should be large enough to meet these criteria for ac input designs. 2. secondary output of 6 v with a fast pn recti er diode. 3. assumed ef ciency of 70%. 4. voltage only output (no secondary-side constant current circuit). 5. discontinuous mode operation (k p > 1). 6. a primary clamp (rcd or zener) is used. 7. the part is board mounted with source pins soldered to a suf cient area of copper to keep the source pin temperature at or below 100 c. 8. ambient temperature of 50 c for open frame designs and an internal enclosure temperature of 60 c for adapter designs. below a value of 1, k p is the ratio of ripple to peak primary current. above a value of 1, k p is the ratio of primary mosfet off time to the secondary diode conduction time. due to the ux density requirements described below, typically a linkswitch-xt design will be discontinuous, which also has the bene ts of allowing lower cost fast (instead of ultra-fast) output diodes and reducing emi. clampless designs clampless designs rely solely on the drain node capacitance to limit the leakage inductance induced peak drain-to-source voltage. therefore, the maximum ac input line voltage, the value of v or , the leakage inductance energy, a function of leakage inductance and peak primary current, and the primary winding capacitance determine the peak drain voltage. with no signi cant dissipative element present, as is the case with an external clamp, the longer duration of the leakage inductance ringing can increase emi. the following requirements are recommended for a universal input or 230 vac only clampless design: 1. a clampless design should only be used for p o 2.5 w, using the lnk362 ? and a v or ** 90 v. 2. for designs where p o 2 w, a two-layer primary should be used to ensure adequate primary intra-winding capacitance in the range of 25 pf to 50 pf. 3. for designs where 2 < p o 2.5 w, a bias winding should be added to the transformer using a standard recovery recti er diode to act as a clamp. this bias winding may also be used to externally power the device by connecting a resistor from the bias-winding capacitor to the bypass pin. this inhibits the internal high voltage current source, reducing device dissipation and no-load consumption. 4. for designs where p o > 2.5 w clampless designs are not practical and an external rcd or zener clamp should be used. 5. ensure that worst-case high line, peak drain voltage is below the bv dss speci cation of the internal mosfet and ideally 650 v to allow margin for design variation. ?for 110 vac only input designs it may be possible to extend the power range of clampless designs to include the lnk363. however, the increased leakage ringing may degrade emi performance. **v or is the secondary output plus output diode forward voltage drop that is re ected to the primary via the turns ratio of the transformer during the diode conduction time. the v or adds to the dc bus voltage and the leakage spike to determine the peak drain voltage. audible noise the cycle skipping mode of operation used in linkswitch-xt can generate audio frequency components in the transformer. to limit this audible noise generation, the transformer should be designed such that the peak core ux density is below 1500 gauss (150 mt). following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise. vacuum impregnation of the transformer should not be used due to the high primary capacitance and increased losses that result. higher ux densities are possible, however careful evaluation of the audible noise performance should be made using production transformer samples before approving the design. ceramic capacitors that use dielectrics, such as z5u, when used in clamp circuits may also generate audio noise. if this is the case, try replacing them with a capacitor having a different dielectric or construction, for example a lm type.
lnk362-364 c 12/05 6 linkswitch-xt layout considerations see figure 6 for a recommended circuit board layout for linkswitch-xt . single point grounding use a single point ground connection from the input lter capacitor to the area of copper connected to the source pins. bypass capacitor c bp the bypass pin capacitor should be located as near as possible to the bypass and source pins. primary loop area the area of the primary loop that connects the input lter capacitor, transformer primary and linkswitch-xt together should be kept as small as possible. primary clamp circuit a clamp is used to limit peak voltage on the drain pin at turn off. this can be achieved by using an rcd clamp or a zener (~200 v) and diode clamp across the primary winding. in all cases, to minimize emi, care should be taken to minimize the circuit path from the clamp components to the transformer and linkswitch-xt . thermal considerations the copper area underneath the linkswitch-xt acts not only as a single point ground, but also as a heatsink. as this area is connected to the quiet source node, it should be maximized for good heat sinking of linkswitch-xt . the same applies to the cathode of the output diode. y capacitor the placement of the y capacitor should be directly from the primary input lter capacitor positive terminal to the common/return terminal of the transformer secondary. such a placement will route high magnitude common-mode surge currents away from the linkswitch-xt device. note that if an input pi (c, l, c) emi lter is used, then the inductor in the lter should be placed between the negative terminals of the input lter capacitors. figure 6. recommended printed circuit layout for linkswitch-xt in a flyback converter con guration. + + hv dc input - - dc out top view pi-4155-102705 t r a n s f o r m e r input filter capacitor c bp output filter capacitor d s s fb bp s s maximize hatched copper areas ( ) for optimum heatsinking s s linkswitch-xt opto- coupler y1- capacitor
lnk362-364 c 12/05 7 optocoupler place the optocoupler physically close to the linkswitch-xt to minimize the primary-side trace lengths. keep the high current, high voltage drain and clamp traces away from the optocoupler to prevent noise pick up. output diode for best performance, the area of the loop connecting the secondary winding, the output diode and the output lter capacitor should be minimized. in addition, suf cient copper area should be provided at the anode and cathode terminals of the diode for heat sinking. a larger area is preferred at the quiet cathode terminal. a large anode area can increase high frequency radiated emi. quick design checklist as with any power supply design, all linkswitch-xt designs should be veri ed on the bench to make sure that component speci cations are not exceeded under worst-case conditions. the following minimum set of tests is strongly recommended: 1. maximum drain voltage ? verify that v ds does not exceed 650 v at the highest input voltage and peak (overload) output power. the 50 v margin to the 700 v bv dss speci cation gives margin for design variation, especially in clampless designs. 2. maximum drain current ? at maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer saturation and excessive leading-edge current spikes at startup. repeat under steady state conditions and verify that the leading-edge current spike event is below i limit(min) at the end of the t leb(min) . under all conditions, the maximum drain current should be below the speci ed absolute maximum ratings. 3. thermal check ? at speci ed maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature speci cations are not exceeded for linkswitch-xt , transformer, output diode and output capacitors. enough thermal margin should be allowed for part-to-part variation of the r ds(on) of linkswitch-xt as speci ed in the data sheet. under low line, maximum power, a maximum linkswitch-xt source pin temperature of 105 c is recommended to allow for these variations. design tools up-to-date information on design tools can be found at the power integrations web site: www.powerint.com.
lnk362-364 c 12/05 8 absolute maximum ratings (1,5) drain voltage .................................. .............-0.3 v to 700 v peak drain current: lnk362................200 ma (375 ma) (2) lnk363/364.........400 ma (750 ma) (2) feedback voltage ........................................... -0.3 v to 9 v feedback current ...................................................100 ma bypass voltage.................................................. -0.3 v to 9 v storage temperature .....................................-65 c to 150 c operating junction temperature (3) ................-40 c to 150 c lead temperature (4) ....................................................... 260 c notes: 1. all voltages referenced to source, t a = 25 c. 2. the higher peak drain current is allowed while the drain voltage is simultaneously less than 400 v. 3. normally limited by internal circuitry. 4. 1/16 in. from case for 5 seconds. 5. maximum ratings speci ed may be applied, one at a time, without causing permanent damage to the product. exposure to absolute maximum rating conditions for extended periods of time may affect product reliability. thermal impedance thermal impedance: p or g package: ( ja ) ........................... 70 c/w (2) ; 60 c/w (3) ( jc ) (1) ............................................... 11 c/w notes: 1. measured on pin 2 (source) close to plastic interface. 2. soldered to 0.36 sq. in. (232 mm 2 ), 2 oz. (610 g/m 2 ) copper clad. 3. soldered to 1 sq. in. (645 mm 2 ), 2 oz. (610 g/m 2 ) copper clad. parameter symbol conditions source = 0 v; t j = -40 to 125 c see figure 7 (unless otherwise speci? ed) min typ max units control functions output frequency f osc t j = 25 c average 124 132 140 khz peak-peak jitter 9 maximum duty cycle dc max s2 open 60 % feedback pin turnoff threshold current i fb t j = 25 c 30 49 68 a feedback pin voltage at turnoff threshold v fb t j = 0 c to 125 c lnk362 1.55 1.65 1.75 v lnk363-364 1.53 1.63 1.73 drain supply current i s1 v fb 2 v (mosfet not switching) see note a 200 250 a i s2 feedback open (mosfet switching) 250 300 a bypass pin charge current i ch1 v bp = 0 v, t j = 25 c see note c -5.5 -3.5 -1.8 ma i ch2 v bp = 4 v, t j = 25 c see note c -3.8 -2.3 -1.0 bypass pin voltage v bp 5.55 5.8 6.10 v bypass pin voltage hysteresis v bph 0.8 1.0 1.2 v
lnk362-364 c 12/05 9 parameter symbol conditions source = 0 v; t j = -40 to 125 c see figure 7 (unless otherwise speci? ed) min typ max units control functions (cont) bypass pin supply current i bpsc see note d 68 a circuit protection current limit i limit (see note e) di/dt = 30 ma/ s t j = 25 c lnk362 130 140 150 ma di/dt = 42 ma/ s t j = 25 c lnk363 195 210 225 di/dt = 50 ma/ s t j = 25 c lnk364 233 250 268 power coef? cient i 2 f di/dt = 30 ma/ s t j = 25 c lnk362 2199 2587 a 2 hz di/dt = 42 ma/ s t j = 25 c lnk363 4948 5821 di/dt = 50 ma/ s t j = 25 c lnk364 7425 8250 leading edge blanking time t leb t j = 25 c see note f lnk362 300 375 ns lnk363/364 170 250 current limit delay t ild t j = 25 c see note f 125 ns thermal shutdown temperature t sd 135 142 150 c thermal shutdown hysteresis t shd see note g 75 c output on-state resistance r ds(on) lnk362 i d = 14 ma t j = 25 c4855 ? t j = 100 c7688 lnk363 i d = 21 ma t j = 25 c2933 t j = 100 c4654 lnk364 i d = 25 ma t j = 25 c2428 t j = 100 c3845 off-state drain leakage current i dss v bp = 6.2 v, v fb 2 v, v ds = 560 v, t j = 125 c 50 a
lnk362-364 c 12/05 10 parameter symbol conditions source = 0 v; t j = -40 to 125 c see figure 7 (unless otherwise speci? ed) min typ max units output (cont) breakdown voltage bv dss v bp = 6.2 v, v fb 2 v, see note h, t j = 25 c 700 v drain supply voltage 50 v output enable delay t en see figure 9 10 s output disable setup time t dst 0.5 s auto-restart on-time t ar t j = 25 c see note i lnk362 40 ms lnk363-364 45 auto-restart duty cycle dc ar 5% notes: a. total current consumption is the sum of i s1 and i dss when feedback pin voltage is 2 v (mosfet not switching) and the sum of i s2 and i dss when feedback pin is shorted to source (mosfet switching). b since the output mosfet is switching, it is dif? cult to isolate the switching current from the supply current at the drain. an alternative is to measure the bypass pin current at 6 v. c. see typical performance characteristics section figure 14 for bypass pin start-up charging waveform. d. this current is only intended to supply an optional optocoupler connected between the bypass and feedback pins and not any other external circuitry. e. for current limit at other di/dt values, refer to figure 13. f. this parameter is guaranteed by design. g. this parameter is derived from characterization. h. breakdown voltage may be checked against minimum bv dss speci? cation by ramping the drain pin voltage up to but not exceeding minimum bv dss . i. auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to frequency).
lnk362-364 c 12/05 11 figure 7. linkswitch-xt general test circuit. pi-3490-060204 50 v 50 v d fb s s s s bp s1 470 k ? s2 0.1 f 470 ? 5 w pi-2048-033001 drain voltage hv 0 v 90% 10% 90% t 2 t 1 d = t 1 t 2 pi-3707-112503 fb t p t en dc max t p = 1 f osc v drain (internal signal) figure 8. linkswitch-xt duty cycle measurement. figure 9. linkswitch-xt output enable timing.
lnk362-364 c 12/05 12 200 300 350 400 250 0 04 28 6 101214161820 drain voltage (v) drain current (ma) pi-4093-081605 50 150 100 25 c 100 c scaling factors: lnk362 0.5 lnk363 0.8 lnk364 1.0 typical performance characteristics figure 14. bypass pin start-up waveform. 1.1 1.0 0.9 -50 -25 0 25 50 75 100 125 150 junction temperature ( c) breakdown voltage (normalized to 25 c) pi-2213-012301 6 5 4 3 2 1 0 0 0.2 0.4 0.6 0.8 1.0 time (ms) pi-2240-012301 bypass pin voltage (v) 7 figure 10. breakdown vs. temperature. figure 12. current limit vs. temperature. figure 13. current limit vs. di/dt. figure 15. output characteristics. figure 11. frequency vs. temperature. tbd temperature ( c) pi-4091-081505 current limit (normalized to 25 c) 1.0 1.2 1.4 0.8 0.6 0.4 0.2 0 -50 0 50 100 150 1.2 1.0 0.8 0.6 0.4 0.2 0 -50 -25 0 25 50 75 100 125 junction temperature ( c) pi-2680-012301 output frequency (normalized to 25 c) normalized di/dt pi-4092-081505 normalized current limit 1.0 1.2 1.4 0.8 0.6 0.4 0.2 0 12345 lnk362 lnk363 lnk364 normalized di/dt = 1 30 ma/ s 42 ma/ s 50 ma/ s normalized current limit = 1 140 ma 210 ma 250 ma
lnk362-364 c 12/05 13 drain voltage (v) drain capacitance (pf) pi-4094-081605 0 100 200 300 400 500 600 1 10 100 1000 scaling factors: lnk362 0.5 lnk363 0.8 lnk364 1.0 figure 16. c oss vs. drain voltage. typical performance characteristics (cont.) part ordering information linkswitch product family xt series number package identi er g plastic surface mount dip p plastic dip lead finish n pure matte tin (pb-free) tape & reel and other options blank standard con? gurations tl tape & reel, 1000 pcs minimum, g package only lnk 364 g n - tl
lnk362-364 c 12/05 14 notes: 1. package dimensions conform to jedec specification ms-001-ab (issue b 7/85) for standard dual-in-line (dip) package with .300 inch row spacing. 2. controlling dimensions are inches. millimeter sizes are shown in parentheses. 3. dimensions shown do not include mold flash or other protrusions. mold flash or protrusions shall not exceed .006 (.15) on any side. 4. pin locations start with pin 1, and continue counter-clock- wise to pin 8 when viewed from the top. the notch and/or dimple are aids in locating pin 1. pin 6 is omitted. 5. minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm). 6. lead width measured at package body. 7. lead spacing measured with the leads constrained to be perpendicular to plane t. .008 (.20) .015 (.38) .300 (7.62) bsc (note 7) .300 (7.62) .390 (9.91) .367 (9.32) .387 (9.83) .240 (6.10) .260 (6.60) .125 (3.18) .145 (3.68) .057 (1.45) .068 (1.73) .120 (3.05) .140 (3.56) .015 (.38) minimum .048 (1.22) .053 (1.35) .100 (2.54) bsc .014 (.36) .022 (.56) -e- pin 1 seating plane -d- -t- p08b dip-8b pi-2551-121504 d s .004 (.10) t e d s .010 (.25) m (note 6) .137 (3.48) minimum smd-8b pi-2546-121504 .004 (.10) .012 (.30) .036 (0.91) .044 (1.12) .004 (.10) 0 - 8 .367 (9.32) .387 (9.83) .048 (1.22) .009 (.23) .053 (1.35) .032 (.81) .037 (.94) .125 (3.18) .145 (3.68) -d- notes: 1. controlling dimensions are inches. millimeter sizes are shown in parentheses. 2. dimensions shown do not include mold flash or other protrusions. mold flash or protrusions shall not exceed .006 (.15) on any side. 3. pin locations start with pin 1, and continue counter-clock- wise to pin 8 when viewed from the top. pin 6 is omitted. 4. minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm). 5. lead width measured at package body. 6. d and e are referenced datums on the package body. .057 (1.45) .068 (1.73) (note 5) e s .100 (2.54) (bsc) .372 (9.45) .240 (6.10) .388 (9.86) .137 (3.48) minimum .260 (6.60) .010 (.25) -e- pin 1 d s .004 (.10) g08b .420 .046 .060 .060 .046 .080 pin 1 .086 .186 .286 solder pad dimensions
lnk362-364 c 12/05 15
lnk362-364 c 12/05 16 revision notes date b 1) released final data sheet. 11/05 c 1) corrected application example section. 12/05 for the latest updates, visit our website: www.powerint.com power integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. power integrations does not assume any liability arising from the use of any device or circuit described herein. power integrations makes no warranty herein and s pecifically disclaims all warranties including, without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement of third party rights. patent information the products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more u.s. and foreign patents, or potentially by pending u.s. and foreign patent applications assigned to power integrations. a complete list of power integrations ? patents may be found at www.powerint.com. power integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm. life support policy power integrations ? products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of power integrations. as used herein: 1. a life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or susta ins life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in signi cant injury or death to the user. 2. a critical component is any component of a life support device or system whose failure to perform can be reasonably expecte d to cause the failure of the life support device or system, or to affect its safety or effectiveness. the pi logo, topswitch , tinyswitch , linkswitch , dpa-switch , ecosmart , clampless , e-shield , filterfuse , pi expert and pi facts are trademarks of power integrations, inc. other trademarks are property of their respective companies. ?copyright 2005, power integrations, inc. power integrations worldwide sales support locations world headquarters 5245 hellyer avenue san jose, ca 95138, usa. main: +1-408-414-9200 customer service: phone: +1-408-414-9665 fax: +1-408-414-9765 e-mail: usasales@powerint.com china (shanghai) rm 807-808a pacheer commercial centre, 555 nanjing rd. west shanghai, p.r.c. 200041 phone: +86-21-6215-5548 fax: +86-21-6215-2468 e-mail : chinasales@powerint.com china (shenzhen) rm 2206-2207, block a, electronics science & technology bldg. 2070 shennan zhong rd. shenzhen, guangdong, china, 518031 phone: +86-755-8379-3243 fax: +86-755-8379-5828 e-mail: chinasales@powerint.com germany rueckertstrasse 3 d-80336, munich germany phone: +49-89-5527-3910 fax: +49-89-5527-3920 e-mail: eurosales@powerint.com india 261/a, ground floor 7th main, 17th cross, sadashivanagar bangalore, india 560080 phone: +91-80-5113-8020 fax: +91-80-5113-8023 e-mail: indiasales@powerint.com italy via vittorio veneto 12 20091 bresso mi italy phone: +39-028-928-6000 fax: + 39-028-928-6009 e-mail: eurosales@powerint.com japan keihin tatemono 1st bldg 2-12-20 shin-yokohama, kohoku-ku, yokohama-shi, kanagawa ken, japan 222-0033 phone: +81-45-471-1021 fax: +81-45-471-3717 e-mail: japansales@powerint.com korea rm 602, 6fl korea city air terminal b/d, 159-6 samsung-dong, kangnam-gu, seoul, 135-728, korea phone: +82-2-2016-6610 fax: +82-2-2016-6630 e-mail: koreasales@powerint.com singapore 51 newton road #15-08/10 goldhill plaza singapore, 308900 phone: +65-6358-2160 fax: +65-6358-2015 e-mail: singaporesales@powerint.com taiwan 5f, no. 318, nei hu rd., sec. 1 nei hu dist. taipei, taiwan 114, r.o.c. phone: +886-2-2659-4570 fax: +886-2-2659-4550 e-mail: taiwansales@powerint.com europe hq 1st floor, st. james ? s house east street, farnham surrey gu9 7tj united kingdom phone: +44 (0) 1252-730-140 fax: +44 (0) 1252-727-689 e-mail: eurosales@powerint.com applications hotline world wide +1-408-414-9660 applications fax world wide +1-408-414-9760

▲Up To Search▲

Price & Availability of LNK362G

	To Download LNK362G Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .